



SKJERVEN
MORRILL
MACPHERSON LLP

11-13-00

A

Docket No.: AB-1060 US

November 10, 2000

BOX PATENT APPLICATION
COMMISSIONER FOR PATENTS
WASHINGTON, D. C. 20231

Enclosed herewith for filing is a patent application, as follows:

Inventor: Lee, Jong-Myoung

Title: Lead On Chip Type Semiconductor Package

- ☒ Return Receipt Postcard
- ☒ This Transmittal Letter (in duplicate)
- ☒ 8 Pages Specification (not including claims)
- ☒ 2 Pages Claims
- ☒ 1 Page Abstract
- ☒ 3 Sheets of Drawings (Figs. 1, 2, 3, 4, 5, 6, and 7)
- ☒ 2 Pages Declaration For Patent Application and Power of Attorney
- ☒ 1 Page Recordation Form Cover Sheet (in duplicate)
- ☒ 1 Page Assignment
- ☒ 1 Page PTO Form 1449 citing 5 references
- ☒ Copies of 5 Cited References submitted
- ☒ Other: Certified Copy of Korean Application No.: 99-49675, filed on November 10, 1999

CLAIMS AS FILED

| For | Number Filed | | | Number Extra | | Rate | | Basic Fee |
|--|-----------------|-----|---|-----------------|---|----------|---|-----------|
| Total Claims | 7 | -20 | = | 0 | x | \$ 18.00 | = | \$ 710.00 |
| Independent Claims | 2 | -3 | = | 0 | x | \$80 | = | \$ 0.00 |
| <input type="checkbox"/> Fee of _____ for the first filing of one or more multiple dependent claims per application | | | | | | | | \$ |
| <input type="checkbox"/> Fee for Request for Extension of Time | | | | | | | | \$ |

Please make the following charges to Deposit Account 19-2386:

- ☒ Total fee for filing the patent application in the amount of \$ 710.00
- ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account 19-2386.

EXPRESS MAIL LABEL NO:

EL 701 023 554 US

Respectfully submitted,

David T. Millers

David T. Millers
Attorney for Applicant
Reg. No. 37,396

LEAD ON CHIP TYPE SEMICONDUCTOR PACKAGE

Jong-Myoung Lee

5 BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a lead on chip (LOC) type semiconductor package. More particularly, the present invention relates to an LOC type semiconductor package constructed in such a manner that a lead frame can accommodate mounting of a semiconductor chip having a size within a range of suitable sizes.

Description of the Related Art

Semiconductor chips such as DRAMs and SRAMs are becoming more highly integrated as memory capacities of electronic and information appliances become larger. Additionally, if feature sizes remain constant, the semiconductor chip size must be larger to accommodate greater capacity in a single chip. On the other hand, process improvements can reduce the required size of a semiconductor chip.

The trend in semiconductor packaging is to decrease the sizes of completed semiconductor chip packages to make electronic and information appliances smaller and lighter. A conventional type of semiconductor package has a lead frame with a die pad for a semiconductor chip and leads surrounding the die pad. The die pad of the conventional type package has a size corresponding to a specific size of semiconductor chip and cannot accommodate larger semiconductor chips.

Another type of semiconductor chip package is the lead on chip (LOC) type, which does not include a die pad. Instead of attaching a semiconductor chip to a die pad, an adhesive tape directly attaches the semiconductor chip to leads of a lead frame. Accordingly, an LOC type semiconductor chip package has the leads on the surface of the semiconductor chip. Conventional LOC type semiconductor packages having a variety of structures are disclosed in: U.S. Pat. No. 5,428,247, entitled "Down-bonded lead on chip type semiconductor device"; U.S. Pat. No. 5,572,066, entitled "Lead on chip semiconductor device and method for its fabrication"; U.S. Pat. No. 5,733,800, entitled "Underfill coating for LOC package"; U.S. Pat. No. 5,821,606, entitled "LOC semiconductor package"; and U.S. Pat. No. 5,834,830, entitled "LOC package and fabricating method thereof", which are hereby

incorporated by reference in their entirety.

In development of the conventional LOC type semiconductor package, the semiconductor chip is developed first and then the shape of the lead frame is designed according to the size of the semiconductor chip. For example, when a semiconductor chip is 5 5000mm² in size, the shape of the lead frame corresponds to this size. In case of a semiconductor chip having a size of 4000mm², the shape of the lead frame is according to the size, 4000mm². However, a lead frame fabricated through the above procedure can accommodate semiconductor chip fitting thereto but cannot mount semiconductor chips having different sizes. For instance, a lead frame designed for a 5000mm² semiconductor 10 chip typically cannot accommodate smaller (e.g., 4000mm²) semiconductor chips, for example, because a smaller semiconductor chip does not provide the full area needed for attaching the leads to the chip.

Accordingly, a process or design change that changes the size of the semiconductor chip typically requires a new design for the lead frame of the conventional LOC type package. This decreases production efficiency. Methods and structures that permits use of the same lead frame design for different sizes of semiconductor chips are sought.

SUMMARY OF THE INVENTION

In accordance with an embodiment of the present invention, an LOC type semiconductor package has leads of a lead frame shaped to accommodate semiconductor chips of different sizes. Accordingly, a change in semiconductor chip design that changes the size of a semiconductor chip does not require a new design for the lead frame. Accordingly, process changes or chip redesign are more efficient because less redesigning of the LOC package is required. Additionally, the same lead frame design can be used in different 25 products that have different chip sizes, and the efficiency of mass production and reduced number of parts stocked for lead frames reduces manufacturing costs of the products.

In one embodiment of the present invention, the leads of a lead frame include general leads and stable leads that are distinguished according to their roles. The general leads include general inner leads and general outer leads. The general inner leads are sealed in a molding resin but separated from a semiconductor chip, and the general outer leads extend 30 out of the molding resin for electrical connections to external circuitry. The stable leads include stable inner leads and stable outer leads. The stable inner leads are sealed in the molding resin, and stable outer leads outwardly extended from the molding resin.

The ends of the general leads are at the periphery of the semiconductor chip and

separated from the semiconductor chip, such that they do not come into contact with the semiconductor chip. Wires electrically connect the general leads to corresponding bonding pads of the semiconductor chip, so that the general inner leads serve as signal exchange paths. The ends of the stable leads are on the surface of the semiconductor chip, and wires electrically connect the stable leads to respective bonding pads on the semiconductor chip. The stable inner leads not only serve as signal exchange paths, but also press or attach to the semiconductor chip to fix the position of the semiconductor chip.

According to the present invention, only the stable inner leads are on the surface of the semiconductor chip, and semiconductor chips in a variety of sizes can be flexibly mounted on the lead frame. To achieve this flexibility, the stable inner leads extend to contact areas well within the boundaries of a semiconductor chip so that the area of a smaller semiconductor chip will still contain the contact areas. Thus, a new lead frame design is not required whenever the semiconductor chip size is changed. In addition, the present invention can maximize the flexibility of the lead frame to meet the mass-production system of "a small number of kinds but mass production".

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become more apparent by describing in detail embodiments thereof with reference to the attached drawings in which:

FIGS. 1 and 2 illustrate an LOC type semiconductor package in accordance with an embodiment of the present invention;

FIGS. 3 and 4 illustrate an LOC type semiconductor package in accordance with another embodiment of the present invention; and

FIGS. 5, 6, and 7 illustrate different shapes for the end of a stable lead in an LOC type semiconductor package in accordance with another embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

FIG. 1 shows an LOC type semiconductor package 100 according to an embodiment of the invention for a semiconductor chip 1. Semiconductor chip 1 has a plurality of bonding pads 2 arranged in a row and spaced at a predetermined interval on the surface of semiconductor chip 1. In the illustrated embodiment, bonding pads 2 are arranged along a center line of the surface of the semiconductor chip 1, but alternative embodiments can employ semiconductor chips having other configurations for the bonding pads. The bonding pads 2 receive and transmit electric input and output signals as required for the operation of

the semiconductor chip 1. A plurality of leads 10 electrically connect to the bonding pads 2 via wires 3. More specifically, leads 10 include two groups respectively located at opposite edges of the semiconductor chip with the bonding pads 2 therebetween. Wires 3 electrically connect the bonding pads 2 to the corresponding leads 10. External circuit patterns (not shown) send electrical signals to and receive electrical signals from the semiconductor chip 1 via the bonding pads 2, the wires 3, and leads 10. After being connected, the bonding pads 2, inner portions of leads 10, wires 3 and semiconductor chip 1 are encapsulated by a molding resin 4 that protects enclosed structure from external shocks but leaves outer portions of lead 10 accessible for electrical connections.

As shown in FIG. 1, the leads 10 of the invention are divided into general leads 11 and stable leads 12 according to their roles. Each stable lead 12 extends from an end of the LOC package 100, in a direction perpendicular to the row of bonding pads 2 to a bend and extends from the bend, parallel to the row of bonding pads 2 to a contact area on the semiconductor chip 1. On each side of semiconductor chip 1, the general leads 11 are arranged in a row between the outer portions of the stable leads 12. The general leads 11 include general inner leads 11a, which are the portions of leads 11 closest to the semiconductor chip 1, and general outer leads 11b, which are the portions of leads 11 furthest from the semiconductor chip 1. Similarly, the stable leads 12 also have stable inner leads 12a closest to (e.g., contacting) the semiconductor chip 1 and stable outer leads 12b furthest from the semiconductor chip 1. In the package 100, the molding resin 4 covers the general inner leads 11a, and the general outer leads 11b extend out from the molding resin 4. Similarly, the molding resin 4 covers the stable inner leads 12a, and the stable outer leads 12b extend out from the molding resin 4.

In this LOC type semiconductor package 100, the ends of the general inner leads 11a are separated from the semiconductor chip 1 such that they do not come into contact with the semiconductor chip 1. In contrast, the ends of the stable inner leads 12a contact the surface of the semiconductor chip 1. An adhesive member 5, for example, an adhesive tape, is on each portion of the surface of the semiconductor chip 1 that the stable inner leads 12a contact. The adhesive members 5 securely attach the ends of the stable inner leads 12a to the surface of the semiconductor chip 1. With the help of the adhesive members 5, the stable inner leads 12a can remain firmly affixed to the surface of the semiconductor chip 1 for a long period of time.

The general leads 11 serve as signal exchange paths while electrically connected to the bonding pads 2 of the semiconductor chip 1 through the wires 3. The stable leads 12 not

only serve as signal exchange paths while being electrically connected to the bonding pads 2 of the semiconductor chip 1 through the wires 3 but also contact and fix the position of the semiconductor chip 1 relative to leads 10.

This structure of the leads 10 differs significantly from that of the leads constructing the conventional LOC type semiconductor package. In case of the conventional LOC type semiconductor package, as described above, the shapes of the leads depend on the size of the semiconductor chip, and all of the leads are arranged to contact the surface of the semiconductor chip. Accordingly, length and position of the leads must extend to the area of the semiconductor chip, where the leads attach to the semiconductor chip. A semiconductor chip that is too small will lack the area necessary to contact all of the leads. As a result, the convention lead frame of an LOC package can mount only the semiconductor chip having the size fitting the lead frame. In case of the LOC type semiconductor package of the invention, however, only the stable leads 12 contact and attach to the semiconductor chip 1, and the stable leads can have a shape such that a wide variety of different size chips can contact the stable leads 12. In particular, the stable leads 12 can extend to a central portion of a relatively large semiconductor chip so that the stable leads can still contact a smaller semiconductor chip. The lead frame thus has the flexibility to mount semiconductor chips in various sizes.

FIGS. 1 and 2 illustrate packages 100 and 200 that contain semiconductor chips 1 and 1' that differ in size. In particular, semiconductor chip 1 has a size S1, for example, 5000mm^2 , and semiconductor chip 1' has a size S2, for example, 4000mm^2 , that is smaller than the size S1. Despite the difference in size, packages 100 and 200 use the same lead structures. Accordingly, the leads 10 can mount not only the semiconductor chip 1 having a size S1, for example, 5000mm^2 , as shown in FIG. 1 but also the semiconductor chip 1' having a size S2, for example, 4000mm^2 or 3000mm^2 , as shown in FIG. 2. According to the present invention, a new lead frame design is not required whenever the size of the semiconductor chip 1 is changed, for example, when process improvements reduce the size of an existing semiconductor chip design. Furthermore, the lead frame has the flexibility to be used in different products that employ semiconductor chips of different sizes. Thus, mass-production of lead frames can reduce the cost of the lead frames for each of the products that uses the same lead frame.

One feature that allows this flexibility of this lead structure is that the stable leads 12 extend to contact area near the center of semiconductor chip 1. Accordingly, when semiconductor chip 1 is replaced with the smaller semiconductor chip 1', the stable leads can still contact and attach to the smaller semiconductor chip 1'. Additionally, general leads 11,

which can be in groups distributed along the entire lengths of the edges of semiconductor chip 1, do not contact the semiconductor chip 1 or 1'. In prior LOC packages where such leads contacted a semiconductor chip, the semiconductor chip could not be replaced with a smaller chip because one or more of the lead would fail to contact the smaller chip. LOC package 200 does not have that problem because general leads 11 are not designed to contact the semiconductor chip 1 or 1'.

As shown in FIGS. 1 and 2, the ends of the general leads 11 and the stable leads 12 can be bent toward the top of the semiconductor chip 1 to construct an "up-set structure". Generally, the semiconductor chip 1 or 1' is best protected when near the center of molding resin 4. Accordingly, the stable leads 12, which contact the top of semiconductor chip 1 or 1', typically require an up-set structure so that the stable outer leads 12b are at an appropriate level for the external electrical connections. The general leads 11 do not require the up-set structure since the general leads do not contact the upper surface of the semiconductor chip 1 or 1'. However, the height difference between the bonding pads 2 and the general inner leads 11a facilitates formation of a smooth looping structure when a production line connects wires 3 between the bonding pads 2 and the ends of the general inner leads 11a. The adhesive member 5 attach the ends of the stable inner leads 12a to the surface of the semiconductor chip 1 or 1' resulting in a predetermined height difference between the stable inner leads 12a and the bonding pads 2. The set-up structure of the stable leads 12 is optional because the looping structure of the wires 3 coupled to the ends of the stable inner leads 12a can be easily attained without constructing a separate up-set structure.

When the ends of the general inner leads 11a are bent toward the top of the semiconductor chip 1, the ends of the general inner leads 11a and those of the stable inner leads 12a can be on the same plane in the production line. Conventional wire bonding tools in a production line work best to smoothly form the loop structure from wires, for example, capillaries, if the ends of the general inner leads 11a and stable inner leads 12a are in one plane.

In accordance with another embodiment of the invention, as shown in FIG. 3, the stable outer leads 12b can be between neighboring general outer leads 11b. For example, stable outer leads 12b are in the middle of the general outer leads 11b in FIG. 3. In this case, the ends of the stable inner leads 12a are bent toward the periphery of the semiconductor chip 1. In this configuration, the stable leads 12 extend from the periphery of package 300, in a direction perpendicular to the row of bonding pads 2, to central contact areas on the semiconductor chip. Stable inner leads 12a further extend parallel to the row of bonding

03710605-111000
pads 2 toward the periphery of the semiconductor chip 1. As a result, the areas of the stable leads 12 for supporting the semiconductor chip 1 are considerably enlarged, to thereby fix the semiconductor chip 1 more securely.

As in the previous embodiment, the ends of the general inner leads 11a are separated from the semiconductor chip 1, and the ends of the stable inner leads 12a are on the surface of the semiconductor chip 1. The adhesive members 5 attach the stable inner leads 12a to the portions of the surface of the semiconductor chip 1 that correspond to the ends of stable inner leads 12a. Since only the stable leads 12 are on the surface of the semiconductor chip 1, semiconductor chips in various sizes can be mounted on the lead frame.

FIGS. 3 and 4 illustrate that the mounting of semiconductor chips 1 and 1' having different sizes S1 and S2 on the leads 10 having the same design. In this case, the leads 10 can mount not only the semiconductor chip 1 having a size S1, for example, 5000mm², as shown in FIG. 3 but also the semiconductor chip 1' having a size S2, for example, 4000mm² or 3000mm², as shown in FIG. 4. Accordingly, a new lead frame design is not required whenever the size of the semiconductor chip changes. Furthermore, the same lead frame can be the mass-produced for use in several different products, which increases production efficiency.

FIGS. 5, 6, and 7 show stable leads 12 with ends shaped to increase the surface area that contacts with the adhesive member 5 to improve the stability of the semiconductor chip inside an LOC package. As an example, the end of the stable inner lead 12a has an arrow shape divided into two parts, as shown in FIG. 5, to increase the surface area thereof. In this embodiment, wider areas of the stable leads 12 supports the semiconductor chip 1 more securely such that the stable leads hold the semiconductor chip 1 with more strength. Thus, the stable leads 12 can securely fix the semiconductor chip 1. FIG. 6 shows another example of a shape of the end of the stable inner lead 12a. Referring to FIG. 6, the end of each stable inner lead 12a is bent right and left n times, for example, thirteen times, to construct a zigzag shape, thereby increasing the surface area thereof. FIG. 7 shows an end of the stable inner lead 12a that is enlarged right and left to form a spatula shape, resulting in an increase in the entire surface area thereof. In these cases, wider area of the stable lead 12 supporting the semiconductor chip 1 can be secured to allow the stable lead 12 to better hold the semiconductor chip 1, fixing the semiconductor chip 1 more securely.

Conventional fabrication techniques and materials can be used in the lead frame for LOC packages 100 and 200 of FIGS. 1 and 2 and the lead frame for the LOC packages 300 and 400 of FIGS. 3 and 4. For example, the lead frame including general leads 11 and stable

leads 12 can be a patterned metal layer on an adhesive tape having openings that permit connection of wires 3 between the leads 10 and the bonding pads 2. The LOC type semiconductor package 100, 200, 300, or 400 can be put in an electronic appliance being mounted on an external circuit block, for example, a printed circuit board, to serve as an essential element of the electronic appliance.

As described above, the present invention modifies the shapes of the leads to flexibly cope with variations in semiconductor chip size. By doing so, semiconductor chips in various sizes can be mounted on the same leads. The present invention can be applied to a variety of kinds of LOC type semiconductor packages, for example, multi-chip LOC type semiconductor package as well as the above-described LOC type semiconductor package, which includes a single semiconductor chip.

According to the present invention, the leads of the lead frame in the LOC type semiconductor package include general leads and stable leads having different roles. The general leads include general inner leads contained within a molding resin, and general outer leads extending from the molding resin. The stable leads have stable inner leads contained within the molding resin, and stable outer leads extending from the molding resin. The ends of the general leads are at the periphery of the semiconductor chip and separated from the semiconductor chip, such that they do not contact with the semiconductor chip, but the ends of the stable leads contact the surface of the semiconductor chip. In this case, the general inner leads serve as signal exchange paths while being electrically connected to bonding pads of the semiconductor chip via wires. The stable inner leads not only serve as signal exchange paths, being electrically connected to the bonding pads of the semiconductor chip through the wires, but also attach to the semiconductor chip to physically fix the semiconductor chip for packaging.

In the present invention, the stable leads have portions that extend to and contact a central region of a chip. Accordingly, the stable leads can contact and attach to large or small semiconductor chips. Since of all the inner leads are not collectively arranged on the surface of the semiconductor chip but only the stable inner leads are located thereon, semiconductor chips in a variety of sizes can be flexibly mounted on the lead frame. Thus, there is no need to design a new lead frame whenever the semiconductor chip size changes.

While certain embodiments and details have been shown for the purpose of illustrating the present invention, it will be apparent to those skilled in the art that various changes and modifications may be made herein without departing from the spirit or scope of the invention.

WHAT IS CLAIMED IS:

1. An LOC type semiconductor package, comprising:
a semiconductor chip on which a plurality of bonding pads are arranged in a row;
5 leads that correspond to the bonding pads, the leads being located on opposite sides of
the semiconductor chip with the bonding pads therebetween;
wires electrically connecting the bonding pads to the leads; and
a molding resin encapsulating the semiconductor chip, leads and wires, wherein:
the leads include general leads and a pair of stable leads;
10 the stable leads are electrically connected to the bonding pads via the wires, disposed
at opposite ends of the semiconductor chip, and bent to extend toward the semiconductor chip
and physically contact the semiconductor chip to fix the semiconductor chip; and
the general leads are disposed in a row between the stable leads, electrically
connected to the bonding pads by way of the wires, and separated from the semiconductor
5 chip, coming into no contact with the semiconductor chip.

2. The LOC type semiconductor package as claimed in claim 1, wherein:
the general leads include general inner leads encapsulated in the molding resin and
general outer leads extending from the molding; and
20 the stable leads include stable inner leads encapsulated in the molding resin and stable
outer leads extending from the molding resin.

3. The LOC type semiconductor package as claimed in claim 2, wherein an adhesive
member is on the portion of the surface of the semiconductor chip, corresponding to the end
25 of each of the stable inner leads, to fix the end of the stable inner lead onto the surface of the
semiconductor chip.

4. The LOC type semiconductor package as claimed in claim 3, wherein the surface
area of the end of the stable inner lead coming into contact with the adhesive member is
30 substantially wider than a portion of the stable inner lead that does not contact the adhesive
member.

5. The LOC type semiconductor package as claimed in claim 2, wherein the ends of
the general inner leads are up-set toward the top of the semiconductor chip.

6. A manufacturing process comprising:

producing a plurality of lead frames for chip packages, each of the lead frames having the same structure;

5 mounting a first semiconductor chip on a first of the lead frames for packaging of the first semiconductor chip, the first semiconductor chip having a first size; and

mounting a second semiconductor chip on a second of the lead frames for packaging of the second semiconductor chip, the second semiconductor chip having a second size that differs from the first size.

10

7. The process of claim 6, wherein:

each of the lead frames comprises stable leads and general leads;

15 mounting the first semiconductor chip comprises attaching the stable leads of the first lead frame to a surface of the first semiconductor chip while the general leads of the first lead frame remain separated from the first semiconductor chip; and

mounting the second semiconductor chip comprises attaching the stable leads of the second lead frame to a surface of the second semiconductor chip while the general leads of the second lead frame remain separated from the second semiconductor chip.

ABSTRACT OF THE DISCLOSURE

An LOC type semiconductor package has a lead frame with leads divided into general leads and stable leads. The ends of the general leads are at the periphery of the semiconductor chip and separated from the semiconductor chip, such that the general leads do not come into contact with the semiconductor chip. The ends of the stable leads attach to a central portion of the surface of the semiconductor chip. Accordingly, since all the inner leads are not collectively arranged on the surface of the semiconductor chip but only the stable inner leads are located thereon, semiconductor chips in a variety of sizes can be mounted on the lead frame. Thus, there is no need for a new lead frame design whenever the semiconductor chip size is changed and a single lead frame design can be mass produced for use in several different products.

690015 v1

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7



DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below adjacent to my name.

I believe I am the original, first and sole inventor of subject matter (process, machine, manufacture, or composition of matter, or an improvement thereof) which is claimed and for which a patent is sought by way of the application entitled

LEAD ON CHIP TYPE SEMICONDUCTOR PACKAGE

which (check) ☒ is attached hereto.
☐ and is amended by the Preliminary Amendment attached hereto.
☐ was filed on as Application Serial No.
☐ and was amended on (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) of any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America listed below and have also identified below any foreign application(s) for patent or inventor's certificate or any PCT international application(s) designating at least one country other than the United States of America filed by me on the same subject matter having a filing date before that of the application(s) of which priority is claimed:

| Prior Foreign Application(s) | | | Priority Claimed | |
|------------------------------|---------|----------------------|-------------------------------------|--------------------------|
| Number | Country | Day/Month/Year Filed | Yes | No |
| 99-49675 | Korea | November 10, 1999 | <input checked="" type="checkbox"/> | <input type="checkbox"/> |

I hereby claim the benefit under Title 35, United States Code, § 119(e) of any United States provisional application(s) listed below:

| Provisional Application Number | Filing Date |
|--------------------------------|-------------|
| N/A | |

I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s) or PCT international application(s) designating the United States of America listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior application(s) in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information, which is material to patentability as defined in Title 37, Code of Federal Regulations, § 1.56, which became available between the filing date of the prior application(s) and the national or PCT international filing date of this application:

| Application Serial No. | Filing Date | Status (patented, pending, abandoned) |
|------------------------|-------------|---------------------------------------|
| N/A | | |

09710606-11000

I hereby appoint the following practitioners to prosecute this application and to transact all business in the United States Patent and Trademark Office connected therewith:

Customer Number 24251



Please address all correspondence and telephone calls to:

David T. Millers
SKJERVEN MORRILL MacPHERSON LLP
25 Metro Drive, Suite 700
San Jose, California 95110-1349

Telephone: 408-453-9200
Facsimile: 408-453-7979

I declare that all statements made herein of my own knowledge are true, all statements made herein on information and belief are believed to be true, and all statements made herein are made with the knowledge that whoever, in any matter within the jurisdiction of the Patent and Trademark Office, knowingly and willfully falsifies, conceals, or covers up by any trick, scheme, or device a material fact, or makes any false, fictitious or fraudulent statements or representations, or makes or uses any false writing or document knowing the same to contain any false, fictitious or fraudulent statement or entry, shall be subject to the penalties including fine or imprisonment or both as set forth under 18 U.S.C. 1001, and that violations of this paragraph may jeopardize the validity of the application or this document, or the validity or enforceability of any patent, trademark registration, or certificate resulting therefrom.

Full name of sole inventor: Jong-Myoung LEE
Inventor's Signature: Jong-Myoung Lee Date: November 9, 2000
Residence: Asan, Korea
Post Office Address: San 74, Huksu-ri, Baebang-myeon, Citizenship: Republic of Korea
Asan, Choongcheongnam-do
Korea